# Solder Mask Expansion Settings with Altium

**URL:** <https://community.aisler.net/t/solder-mask-expansion-settings-with-altium/5421>\
**Category:** ℹ️ Q & A Help Zone\
**Tags:** pcb-design\
**Created:** [October 26, 2025, 3:37pm UTC](https://community.aisler.net/t/solder-mask-expansion-settings-with-altium/5421 "2025-10-26T15:37:59Z")\
**Posts on this page:** 3\
**Page:** 1

<div class="post-metadata">

**Author:** ![BRS-Motorsport](https://community-cdn.aisler.net/letter_avatar_proxy/v4/letter/b/e79b87/32.png) [@BRS-Motorsport](https://community.aisler.net/u/BRS-Motorsport)\
**Post date:** [October 26, 2025, 3:38pm UTC](https://community.aisler.net/t/solder-mask-expansion-settings-with-altium/5421/1 "2025-10-26T15:38:00Z")

</div>

Hello there,

I’m currently working on a new PCB Layout, however when I uploaded it to Aisler every Pad which is connected to a Polygon is “bigger” / has less Soldermask around it:

 ![image](https://community-cdn.aisler.net/uploads/default/original/2X/3/3d7c2d7622f77942c8c013e43f4bab1e19417a70.png)

I used the given Soldermask Rules from the Design Rules. Does anybody knows how to fix this?

---

<div class="post-metadata">

**Author:** ![Thea](https://community-cdn.aisler.net/user_avatar/community.aisler.net/thea/32/1177_2.png) [@Thea](https://community.aisler.net/u/Thea)\
**Post date:** [October 27, 2025, 11:12am UTC](https://community.aisler.net/t/solder-mask-expansion-settings-with-altium/5421/2 "2025-10-27T11:12:47Z")

</div>

The larger solder mask openings are a shortcoming of our soldermask opening adjustements as highlighted here: [Soldermask Opening Adjustment](https://community.aisler.net/t/soldermask-opening-adjustment/3464)

If you wish that we are processing your soldermask 1:1 as drawn, open up a feature reguest so the developers know that its a priotized feature. [👥 Feature Requests - AISLER Creative Community](https://community.aisler.net/c/feature-requests/13)

Please also note that we do not check the soldermask layers in our PCB viewer, you thus have to ensure that your design complies with our design rules.

 ![grafik](https://community.aisler.net/uploads/default/original/2X/7/7a943fcdf7a080426366593ed928f2e991fce391.png)

This part here looks like it violated the minimal soldermask width of 100µm. You can fix this by allowing solder mask on the annular rings of the via.

---

<div class="post-metadata">

**Author:** ![system](https://community-cdn.aisler.net/user_avatar/community.aisler.net/system/32/28_2.png) [@system](https://community.aisler.net/u/system)\
**Post date:** [October 27, 2025, 11:13pm UTC](https://community.aisler.net/t/solder-mask-expansion-settings-with-altium/5421/3 "2025-10-27T23:13:33Z")

</div>

This topic was automatically closed 12 hours after the last reply. New replies are no longer allowed.