I was wondering if one could use the rules for generating castellated edges to achieve partial metallization of a boards edges. Specifically I’m interested in mounting edge-launched SMA connected inset into the board, making the solder flow into the gap between the connector and the board.
Following the rules laid out in Castellated edges I came up with something in KiCad that renders in the KiCad 3D viewer as following:
In the Aisler PCB viewer the board is processed without reporting warnings or errors and rendered as
But I wonder if this can actually be manufactured without problems. How viable is this?